Samsung YP-P10 User Manual Page 199

  • Download
  • Add to my manuals
  • Print
  • Page
    / 596
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 198
S3C2440A RISC MICROPROCESSOR MEMORY CONTROLLER
5-7
nXBREQ/nXBACK Pin Operation
If nXBREQ is asserted, the S3C2440A will respond by lowering nXBACK. If nXBACK=L, the address/data bus and
memory control signals are in Hi-Z state as shown in Table 1-1. After nXBREQ is de-asserted, the nXBACK will also
be de-asserted.
HCLK
SCKE, A[24:0]
D[31:0], nGCS
nOE,nWE
nWBE
nXBREQ
nXBACK
SCLK
1clk
Figure 5-3. S3C2440A nXBREQ/nXBACK Timing Diagram
Page view 198
1 2 ... 194 195 196 197 198 199 200 201 202 203 204 ... 595 596

Comments to this Manuals

No comments